生涯5000本以上のギターをいじり続けたきた管理人が実測データを交え世界一詳しいギターレビューやギターパーツ情報をお届け！
【特別企画】音楽雑誌 Player 55年の歴史からギターいじり好きが選ぶ『HARDWARE SPECIAL』最高の1冊 | ギターいじリストのおうち
生涯5000本以上のギターをいじり続けたきた管理人が実測データを交え世界一詳しいギターレビューやギターパーツ情報をお届け！
I'm about to share a lengthy tale that begins with opendal op.read() and concludes with an unexpected twist. This journey was quite enlightening for me, and I hope it will be for you too. I'll do my best to recreate the experience, complete with the lessons I've learned along the way. Let's dive in! All the code snippets and scripts are available in Xuanwo/when-i-find-rust-is-slow TL;DRJump to Con
by Hugo Barra (former Head of Oculus at Meta) Friends and colleagues have been asking me to share my perspective on the Apple Vision Pro as a product. Inspired by my dear friend Matt Mullenweg’s 40th post, I decided to put pen to paper. This started as a blog post and became an essay before too long, so I’ve structured my writing in multiple sections each with a clear lead to make it a bit easier
Running Linux with kernel 6.3 on Open Source Hardware board with ESP32-S3!
Few days ago I spotted on Twitter that there is possible to run Linux on ESP32-S3. It was good timing as our new EUR 12.00 ESP32-S3-DevKit-Lipo board just hit the mass production, so I got one board and try to replicate the results. ESP32-S3-WROOM1 with 8MB RAM and 8MB Flash Reset and Boot buttons USB-C port with USB-OTG for JTAG debugging and programming USB-C port with CH340X for serial UART for
ハードウェア記述言語 Veryl Veryl は “SystemVerilog の代替言語” として設計された最新のハードウェア記述言語です。以下のような特徴があります。 簡素な構文 Veryl の構文は SystemVerilog と Rust をベースに簡素化したものです。ここで “簡素” とは2つの意味があります。1つはパーサにとって、もう1つは人間にとってです。 SystemVerilog の構文は非常に複雑であり（IEEE Std 1800-2017 Annex A を参照）、このことがツール実装を困難にしています。Veryl はパースしやすい簡素な構文を採用することで、ツール実装のしやすさを重視しています。そのため文脈依存の構文や省略記法よりキーワードや記号による明示的な構文を採用します。例えば Python における “オフサイドルール” や ECMAScript / Go
Introducing Falcon: a reliable low-latency hardware transport | Google Cloud Blog
Google opens Falcon, a reliable low-latency hardware transport, to the ecosystem At Google, we have a long history of solving problems at scale using Ethernet, and rethinking the transport layer to satisfy demanding workloads that require high burst bandwidth, high message rates, and low latency. Workloads such as storage have needed some of these attributes for a long time, however, with newer us
Rust std fs slower than Python? No, it's hardware | Hacker News
There are two dedicated CPU feature flags to indicate that REP STOS/MOV are fast and usable as short instruction sequence for memset/memcpy. Having to hand-roll optimized routines for each new CPU generation has been an ongoing pain for decades.And yet here we are again. Shouldn't this be part of some timing testsuite of CPU vendors by now? I'm completely making stuff up here, but I wonder if this
When Open Becomes Opaque: The Changing Face of Open-Source Hardware Companies
July 12, 2023 AT 1:00 pm When Open Becomes Opaque: The Changing Face of Open-Source Hardware Companies Over the last 15+ years, innovative electronics companies have designed and released thousands of open-source hardware designs, creating a flourishing industry. Open-source hardware companies collectively created, and signed the open-source hardware definition which means products meet a uniform
GitHub Actions: Hardware accelerated Android virtualization now available
GitHub Actions: Hardware accelerated Android virtualization now available actions April 2, 2024 Available now, Actions users of our 2-vCPU GitHub-hosted Linux runners will be able to make use of hardware acceleration for Android testing. Previously this feature was only available on runners with 4 or more vCPUs. To make use of this on Linux, Actions users will need to add the runner user to the KV
GitHub - atopile/atopile: Design circuit boards with code! ✨ Get software-like design reuse 🚀, validation, version control and collaboration in hardware; starting with electronics ⚡️
You signed in with another tab or window. Reload to refresh your session. You signed out in another tab or window. Reload to refresh your session. You switched accounts on another tab or window. Reload to refresh your session. Dismiss alert
A look inside the AWS lab where retired data center hardware gets a second chance
Amazon.com | Conditions of Use | Amazon Privacy Policy | © 1996-2024 Amazon.com, Inc. or its affiliates
j次のブックマーク
k前のブックマーク
lあとで読む
eコメント一覧を開く
oページを開く
Rust std fs slower than Python!? No, it's hardware!
Vision Pro is an over-engineered “devkit” // Hardware bleeds genius & audacity but software story is disheartening // What we got wrong at Oculus that Apple got right // Why Meta could finally have its Android moment
Veryl: A Modern Hardware Description Language
Bertrand Meyer on X: "We lost a titan of programming languages, programming methodology, software engineering and hardware design. Niklaus Wirth passed away on the first of January. We mourn a pioneer, colleague, mentor and friend."