HDL-sample_056~094_02-2
61 15 > > > > > 62 library IEEE; use IEEE.std_logic_1164.all ; use IEEE.std_logic_unsigned.all ; entity FIFO_SYNC is port ( RST : in std_logic; CLK : in std_logic; DIN : in std_logic_vector(7 downto 0); DOUT : out std_logic_vector(7 downto 0); WEN : in std_logic; REN : in std_logic; OE : in std_logic; EF : out std_logic; FF : out std_logic ); end FIFO_SYNC; architecture RTL of FIFO_SYNC is subtype
Synthesijer
THIS SITE IS NO LONGER ACTIVELY MAINTAINED, FOR RECENT RELEASES, PLEASE REFER TO: http://synthesijer.github.io/web/. About Synthesijer Download Quick Start Samples Resources ChangeLog License About Synthesijer Synthesijer is a high-level synthesis tool, which generates VHDL and Verilog HDL code from Java code. Synthesijer also provides a backend to generate VHDL/Verilog HDL, which helps to develop
電気回路/HDL/Verilogで犯しがちな記述ミス
注意点２ † で、もう一つ自分で見つけた注意点ですが、 http://japan.xilinx.com/support/answers/34811.htm にあるとおり、`default_nettype none の副作用として、次のコードがコンパイルエラーになります。 LANG:verilog `default_nettype none module my_module ( input clk, input reset, input data_in , output data_out ); ... endmodule 次のように書けばエラーになりません。 LANG:verilog `default_nettype none module my_module ( input wire clk, input wire reset, input wire data_in , output wi
Home :: OpenCores
The reference community for Free and Open Source gateware IP cores Since 1999, OpenCores is the most prominent online community for the development of gateware IP (Intellectual Properties) Cores. It is the place where such cores are shared and promoted in the spirit of Free and Open Source collaboration. The OpenCores portal hosts the source code for different digital gateware projects and support
1
リリース、障害情報などのサービスのお知らせ
最新の人気エントリーの配信
処理を実行中です
j次のブックマーク
k前のブックマーク
lあとで読む
eコメント一覧を開く
oページを開く
